Custom Search

Anna University CAMPUS Placement cognizant 2013 passing Out students

Anna University Dec 2012 Maths 3 m3 Reexam issue full Details

Anna University Nov/Dec 2012 3rd,5th,7th semester result Tentative dates

GATE 2013 HALL TICKET DOWNLOAD AND EXAM TIME TABLE

TN +2 october 2012 results

TIPS FOR ANNA UNIVERSITY STUDENTS TO GET PASS MARK EASILY

TN HSC 12TH MARCH 2013 TIME TABLE Announced Download soon

TN SAMACHEERKALVI 10TH March/April 2013 TIME TABLE Announced Download soon

ANNA UNIVERSITY MAY/JUNE REVALUATION REVIEW PROCEDURE, LAST DATE, APPLICATION FEE, REFUND PROCEDURE

ANNA UNIVERSITY MAY/JUNE 2012 REVALUATION RESULTS for 2nd,4th,6th,8th SEMESTER AVAILABLE HERE

ANNA UNIVERSITY FIRST SEMESTER BE/BTECH QUESTION BANK

GATE 2013 APPLY ONLINE AND KNOW MORE ABOUT NEW 2013 GATE

ANNA UNIVERSITY NOV/DEC 2012 TIME TABLE FOR 3RD,5TH,7TH SEMESTER

ANNA UNIVERSITY MAY/JUNE 2012 REVALUATION LAST DATE AUGUST 29, REVALUATION PROCEDURE,RESULT

ANNA UNIVERSITY MAY/JUNE 2012 RESULTS announced

ANNA UNIVERSITY TANCA ME/MTECH RANK LIST AND COUNSELLING SCHEDULE ANNOUNCED CLICK HERE

ANNA UNIVERSITY MAY/JUNE 2012 2ND,4TH,6TH,8TH SEMESTER RESULT DATE ANNOUNCED CLICK HERE

ANNA UNIVERSITY IMPORTANT INFORMATION FOR FIRST YEAR 2012-2013 STUDENTS

UNIVERSITY DEPARTMENTS AU:ANNA UNIVERSITY PART TIME BE/BTECH MAY/JUNE 2012 RESULTS ANNOUNCED CLICK HERE

TNEA 2012 TODAY'S VACANCY POSITION CHECK SOON

ANNA UNIVERSITY 8TH SEMESTER MAY/JUNE 2012 RESULTS ANNOUNCED CHECK SOON

ANNA UNIVERSITY 2ND SEMESTER JUNE 2012 RESULTS DATE FOR ALL COLLEGES TENTATIVE

ANNA UNIVERSITY CHENNAI 4TH SEMESTER,6TH SEMESTER MAY/JUNE 2012 RESULTS INCLUDING ARREARS ANNOUNCED CHECK SOON

ANNA UNIVERSITY OF TECHNOLOGY CHENNAI 4TH SEMESTER,6TH SEMESTER MAY/JUNE 2012 RESULTS INCLUDING ARREARS ANNOUNCED CHECK SOON

ANNA UNIVERSITY OF TECHNOLOGY TRICHY 4TH SEMESTER,6TH SEMESTER MAY/JUNE 2012 RESULTS INCLUDING ARREARS ANNOUNCED CHECK SOON

ANNA UNIVERSITY COIMBATORE 4TH SEMESTER,6TH SEMESTER MAY/JUNE 2012 RESULTS INCLUDING ARREARS ANNOUNCED CHECK SOON

ANNA UNIVERSITY TIRUNELVELI 4TH SEMESTER,6TH SEMESTER MAY/JUNE 2012 RESULTS INCLUDING ARREARS ANNOUNCED CHECK SOON

ANNA UNIVERSITY MADURAI 4TH SEMESTER,6TH SEMESTER MAY/JUNE 2012 RESULTS INCLUDING ARREARS ANNOUNCED CHECK SOON

TAMILNADU ENGINEERING ADMISSIONS 2012 TNEA 2012 VACANCY POSITION

TAMILNADU ENGINEERING ADMISSIONS 2012 TNEA 2012 RANK LIST ANNOUNCED CHECK SOON

TAMILNADU ENGINEERING ADMISSIONS 2012 COUNSELLING SCHEDULE, IMPORTANT DATES CHECK SOON

TAMILNADU ENGINEERING ADMISSIONS 2012 COUNSELLING CALCULATE CUT OFF MARK CLICK HERE

ANDHRA PRADESH AP SSC RESULTS OUT TODAY CHECK SOON

CBSE SSLC CLASS 10TH RESULTS TODAY CHECK SOON

KARNATAKA PUC (2ND) RESULTS ANNOUNCED CHECK SOON

RAJASTHAN 12TH COMMERCE RESULTS TO BE ANNOUNCED TODAY 12TH MAY 2012 CLICK HERE (BSER 12TH RESULTS)

MEGHALAYA HSSLC 2012 RESULTS CLICK HERE

KERALA SSLC/10TH 2012 RESULTS CLICK HERE

AP INTER 2ND YEAR RESULTS 2012 ANNOUNCED CLICK HERE

AP EAMCET 2012 EXAM HALL TICKET DOWNLOAD CLICK HERE

SBTET ANDHRA DIPLOMA APRIL/MAY 2012 TIME TABLE CLICK HERE

TAMIL NADU +2 RESULTS ANNOUNCED CLICK HERE

TAMIL NADU 10th SSLC SAMACHEERKALVI RESULTS ON JUNE 4TH 2012 CLICK HERE

ANNA UNIVERSITY MAY/JUNE 2012 TIME TABLE ALL UPDATES IN ONE PAGE

ANNA UNIVERSITY OF TECHNOLOGY TRICHY (2007,2008 REGULATION) MAY/JUNE 2012 REVISED TIME TABLE CLICK HERE (AFFILIATED COLLEGES AND UNIVERSITY DEPARTMENTS) FOR BE AND BTECH

ANNA UNIVERSITY OF TECHNOLOGY COIMBATORE (2007,2008 REGULATION) MAY/JUNE 2012 REVISED TIME TABLE CLICK HERE (AFFILIATED COLLEGES AND UNIVERSITY DEPARTMENTS) FOR BE AND BTECH

ANNA UNIVERSITY OF TECHNOLOGY TIRUNELVELI (2007,2008,2009,2010 REGULATION) MAY/JUNE 2012 REVISED TIME TABLE CLICK HERE (AFFILIATED COLLEGES AND UNIVERSITY DEPARTMENTS) FOR BE AND BTECH

ANNA UNIVERSITY OF TECHNOLOGY MADURAI (2010 REGULATION) MAY/JUNE 2012 REVISED TIME TABLE CLICK HERE (AFFILIATED COLLEGES AND UNIVERSITY DEPARTMENTS) FOR BE AND BTECH

ANNA UNIVERSITY OF TECHNOLOGY CHENNAI (2007,2008 REGULATION) MAY/JUNE 2012 REVISED TIME TABLE CLICK HERE (AFFILIATED COLLEGES AND UNIVERSITY DEPARTMENTS) FOR BE AND BTECH

ANNA UNIVERSITY 2ND SEMESTER MAY/JUNE 2012 REVISED TIME TABLE (APPLICABLE FOR CHENNAI, TRICHY, COIMBATORE, MADURAI, TIRUNELVELI FOR 2011 BATCHES ALSO)

ANNA UNIVERSITY RESCHEDULED EXAM DATES CLICK HERE

ANNA UNIVERSITY MAY/JUNE 2012 RESULTS ON JUNE

ANNA UNIVERSITY FIRST SEMESTER JAN 2012 REVALUATION RESULTS CLICK HERE

ANNA UNIVERSITY FIRST SEMESTER JAN 2012 BE/BTECH BSC MSC MCA MBA RESULTS ANNOUNCED

ANNA UNIVERSITY OF TECHNOLOGY THIRD SEMESTER NOV/DEC 2011 REVALUATION RESULTS ANNOUNCED CLICK HERE

ANNA UNIVERSITY COIMBATORE NOV/DEC 2011 REVALUATION RESULTS ANNOUNCED

ANNA UNIVERSITY TIRUNELVELI NOVEMBER/DECEMBER 2011 REVALUATION RESULTS

ANNA UNIVERSITY 3RD SEMESTER NOVEMBER/DECEMBER 2011 RESULTS

ANNA UNIVERSITY CHENNAI BE/BTECH, ME/MTECH, MCA, NOVEMBER/DECEMBER 2011 RESULTS

ANNA UNIVERSITY TRICHY NOVEMBER/DECEMBER 2011 RESULTS

ANNA UNIVERSITY TRICHY NOVEMBER/DECEMBER 2011 REVALUATION RESULTS

ANNA UNIVERSITY COIMBATORE NOVEMBER/DECEMBER 2011 RESULTS

ANNA UNIVERSITY TIRUNELVELI NOVEMBER/DECEMBER 2011 RESULTS

ANNA UNIVERSITY MADURAI NOVEMBER/DECEMBER 2011 RESULTS

TAMILNADU DIPLOMA APRIL/MAY 2012 RESULTS INFO CLICK HERE

TAMILNADU DIPLOMA APRIL/MAY 2012 TIME TABLE ANNOUNCED CHECK SOON

TAMILNADU DIPLOMA OCTOBER 2011 REVALUATION RESULTS ANNOUNCED CHECK SOON

GATE 2012 RESULTS ANNOUNCED CHECK SOON

TANCET 2012 RESULTS ANNOUNCED CHECK SOON CLICK HERE

TANCET 2012 RANK LIST AND CUT OFF MARKS DETAILS CLICK HERE

TANCET 2012 COUNSELLING SCHEDULE DETAILS CLICK HERE

ANNA UNIVERSITY 1ST,3RD,5TH,7TH SEMESTER SYLLABUS 2008 REGULATION

147302 DIGITAL ELECTRONICS SYLLABUS ANNA UNIVERSITY CHENNAI 2010 REGULATION

147302 DIGITAL ELECTRONICS 3 1 0 4
AIM
To learn the basic methods for the design of digital circuits and provide the fundamental
concepts used in the design of digital systems.
OBJECTIVES
• To introduce basic postulates of Boolean algebra and shows the correlation between
Boolean expressions
• To introduce the methods for simplifying Boolean expressions
• To outline the formal procedures for the analysis and design of combinational circuits
and sequential circuits
• To introduce the concept of memories and programmable logic devices.
• To illustrate the concept of synchronous and asynchronous sequential circuits
UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES 9
Minimization Techniques: Boolean postulates and laws – De-Morgan’s Theorem -
Principle of Duality - Boolean expression - Minimization of Boolean expressions ––
Minterm – Maxterm - Sum of Products (SOP) – Product of Sums (POS) – Karnaugh map
Minimization – Don’t care conditions - Quine-McCluskey method of minimization.
Logic Gates: AND, OR, NOT, NAND, NOR, Exclusive–OR and Exclusive–NORImplementations of Logic Functions using gates, NAND–NOR implementations – Multi
level gate implementations- Multi output gate implementations. TTL and CMOS Logic
and their characteristics – Tristate gates.
UNIT II COMBINATIONAL CIRCUITS 9
Design procedure – Half adder – Full Adder – Half subtractor – Full subtractor - Parallel
binary adder, parallel binary Subtractor – Fast Adder - Carry Look Ahead adder – Serial
Adder/Subtractor - BCD adder – Binary Multiplier – Binary Divider - Multiplexer/
Demultiplexer – decoder - encoder – parity checker – parity generators - code
converters - Magnitude Comparator.
UNIT III SEQUENTIAL CIRCUITS 9
Latches, Flip-flops - SR, JK, D, T, and Master-Slave – Characteristic table and equation
–Application table – Edge triggering – Level Triggering – Realization of one flip flop
using other flip flops – serial adder/subtractor- Asynchronous Ripple or serial counter –
Asynchronous Up/Down counter - Synchronous counters – Synchronous Up/Down
counters – Programmable counters – Design of Synchronous counters: state diagramState table –State minimization –State assignment - Excitation table and maps-Circuit
implementation - Modulo–n counter, Registers – shift registers - Universal shift registers
– Shift register counters – Ring counter – Shift counters - Sequence generators.6
UNIT IV MEMORY DEVICES 9
Classification of memories – ROM - ROM organization - PROM – EPROM – EEPROM –
EAPROM, RAM – RAM organization – Write operation – Read operation – Memory
cycle - Timing wave forms – Memory decoding – memory expansion – Static RAM CellBipolar RAM cell – MOSFET RAM cell – Dynamic RAM cell –Programmable Logic
Devices – Programmable Logic Array (PLA) - Programmable Array Logic (PAL) - Field
Programmable Gate Arrays (FPGA) - Implementation of combinational logic circuits
using ROM, PLA, PAL
UNIT V SYNCHRONOUS AND AYNCHRONOUS SEQUENTIAL CIRCUITS 9
Synchronous Sequential Circuits: General Model – Classification – Design – Use of
Algorithmic State Machine – Analysis of Synchronous Sequential Circuits
Asynchronous Sequential Circuits: Design of fundamental mode and pulse mode
circuits – Incompletely specified State Machines – Problems in Asynchronous Circuits –
Design of Hazard Free Switching circuits. Design of Combinational and Sequential
circuits using VERILOG
TUTORIAL = 15 Hrs. TOTAL : 60 Hrs.
TEXT BOOKS
1. M. Morris Mano, Digital Design, 3
rd
Edition, Prentice Hall of India Pvt. Ltd., 2003 /
Pearson Education (Singapore) Pvt. Ltd., New Delhi, 2003.
2. S. Salivahanan and S. Arivazhagan, Digital Circuits and Design, 3
rd
Edition., Vikas
Publishing House Pvt. Ltd, New Delhi, 2006
REFERENCES
1. John F.Wakerly, Digital Design, Fourth Edition, Pearson/PHI, 2006
2. John.M Yarbrough, Digital Logic Applications and Design, Thomson Learning, 2002.
3. Charles H.Roth. Fundamentals of Logic Design, Thomson Learning, 2003.
4. Donald P.Leach and Albert Paul Malvino, Digital Principles and Applications, 6
th
Edition, TMH, 2003.
5. William H. Gothmann, Digital Electronics, 2
nd
Edition, PHI, 1982.
6. Thomas L. Floyd, Digital Fundamentals, 8
th
Edition, Pearson Education Inc, New
Delhi, 2003
7. Donald D.Givone, Digital Principles and Design, TMH, 2003.7


No comments:

Post a Comment

HI FRIENDS FEEL FREE TO COMMENT IN THIS BLOG

Related Posts Plugin for WordPress, Blogger...

Subscribe via email

FREE SMS ALERTS

CLICK HERE

Custom Search